English
全部
搜索
图片
视频
地图
资讯
更多
购物
航班
旅游
笔记本
Top stories
Sports
U.S.
Local
World
Science
Technology
Entertainment
Business
More
Politics
时间不限
过去 1 小时
过去 24 小时
过去 7 天
过去 30 天
最佳匹配
最新
电子工程专辑
6 年
设计不是凑波形:FPGA中的FIFO
实际使用中,可编程满的信号(XILINX 的FIFO)较为常用,ALTERA的FIFO中,可以通过写深度(即写入多少的数据值)来构造其可编程满信号。通过配置threshold(门限)的值可以设定可编程满起效时的FIFO深度。 上图所示为FIFO的模型,可以看做一个漏桶模型,其中输入 ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果
今日热点
Chicago block stands
US economy grows by 4.3%
DOJ releases additional docs
Arrested in London
Judge accepts guilty pleas
Launches Senate bid
File $50 million lawsuit
Faces new charges
OH lawmaker sues Trump
Released from detention
Storms threaten California
Nursing home gas explosion
More US troops in Caribbean
To buy Armis for $7.75B
Chicago Cubs sign Webb
Hemophilia trial: Patient dies
Consumer confidence falls
DC sued over its gun laws
Troops withdraw from Siversk
Louvre tightens security
Judge revokes release
Norwegian athlete dies at 27
On G20 summit invitation
Battling stage-four cancer
Escaped inmates recaptured
Reusable rocket test fails
Approves troops to New Orleans
Jon Heacock retires
RU launches attack on UKR
Ashlee Buzzard in custody
Controversial segment leaks
反馈