SAN FRANCISCO — A book about writing testbenches using SystemVerilog, written by Synopsys Inc.'s Janick Bergeron, has been published by Springer Science + Business Media, the company announced.

System architects working on system-on-chip (SoC) designs are hampered by the dearth of reliable ways to evaluate an architecture or verify hardware and software together. Fortunately, SystemC, an ...