IEEE

Low-Complexity Architecture for High-Speed 50G-PON LDPC Decoder

Abstract: We propose a hardware architecture for 50G-PON LDPC decoder achieving high throughput and high error correcting capability while maintaining low level of ...